AMENDMENT TO THE CLAIMS

Please amend claims 2, 12, 16, 18, 20 and 23 as follows:

This listing of claims will replace all prior versions, and listings, of claims in the application.

Listing of Claims:

- 1. (Original) A method of fabricating a semiconductor structure, comprising:
 forming a gate at least partially overlapping at least one source/drain region; and
 forming a first step of material adjacent a side edge of the gate and forming a
 second step of material raised above the first step and remote from the side edge of the
 gate in a single material formation process.
- 2. (Currently Amended) The method of claim 1, further comprising depositing sidewalls on the side edge of the gate.
- 3. (Original) The method of claim 2, further comprising etching a lower portion of the sidewalls to form an undercut.
- 4. (Original) The method of claim 3, wherein the etching comprises an isotropic etching.
- 5. (Original) The method of claim 3, further comprising forming the first step at least partially in the undercut.

- 6. (Original) The method of claim 4, wherein forming the first step and the second step comprises growing the first step and the second step.
- 7. (Original) The method of claim 2, wherein the second step is formed proximate to the sidewalls and remote from the gate.
- 8. (Original) The method of claim 1, further comprising forming a silicide on the second step and the gate.
- 9. (Original) The method of claim 1, wherein the first step is electrically connected with a portion of a conductive region arranged underneath the gate.
- 10. (Original) The method of claim 1, wherein the first step is spaced away from the side edge by a spacer.
- 11. (Original) The method of claim 1, wherein the first step and the second step are doped to form a raised source/drain region.
- 12. (Currently Amended) A method of forming a source/drain for a semiconductor device, comprising:

forming a first conductive region adjacent a side of a gate <u>and separated from a</u> gate <u>dielectric arranged beneath the gate</u>; and

forming a second conductive region at a height above the first conductive region.

13. (Original) The method of claim 12, further comprising arranging the first and second conductive regions above a third conductive region disposed within a substrate.

- 14. (Original) The method of claim 12, wherein the first conductive region is at a height of approximately 10 nm and the second conductive region is at a height above approximately 30 nm.
- 15. (Original) The method of claim 12, further comprising forming a spacer between a sidewall of the gate and at least a portion of the first conductive region.
 - 16. (Currently Amended) The method of claim 12, further comprising the steps of: forming at least one sidewall adjacent the gate; and etching the <u>a</u> lower portion of the at least one sidewall to form an undercut, wherein the first conductive region is formed at least partially within the undercut.
- 17. (Original) The method of claim 12, wherein the first conductive region and the second conductive region are formed in a single growing step.
 - 18. (Currently Amended) A semiconductor structure, comprising:
 - a gate arranged to at least partially overlap at least one source/drain region;
 - a first step raised above a lower surface of the gate; and
 - a second step raised above the first source/drain step.
- 19. (Original) The structure of claim 18, wherein the first step is approximately 10 nm high.
- 20. (Currently Amended) The structure of claim 18, wherein the first step and the second step comprise a single grown material.

- 21. (Original) The structure of claim 18, wherein a transition between an edge of the second step and the first step is a shape comprising one of a curved portion, an angled portion, and a stepped feature.
- 22. (Original) The structure of claim 18, further comprising a conductive layer arranged on a surface of the second step.
- 23. (Currently Amended) The structure of claim 18, further comprising the first step being arranged at least partially under an undercut formed in the sidewalls adjacent the gate.